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CHANNEL ROUTING AND COMPACTION: AN INTEGRATED
APPROACH
Roshan A. Gidwani, M.S.
Western Michigan University, 1991
An attem pt is made at integrating channel routing gnd compaction. A
new gridless three-layer channel router based on an integrated approach to chan
nel routing and compaction is presented. Routing is based on combined constraint
graphs. Nets are selected from the input net list based on the criteria of ancestor
and descendant weights in the combined constraint graphs. Compaction is done
immediately after some nets are routed by using a via-segment graph. The router
and compacter work hand-in-hand, i.e., the changes made by the compacter are
available to the router, which enables the router to route more efficiently. Experi
mental results show th at our algorithm performs 5-10% better than other existing
three-layer channel routing algorithms.
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CHAPTER I
INTRODUCTION
Channel routing is one of the fundamental problems in VLSI design au
tomation, and is very well studied.
first channel routing algorithm.

Hashimoto and Stevens [11] proposed the

Since then, many channel routing algorithms

have been developed [2, 9 ,1 2 ,1 9 , 20, 21, 24]. The majority of modern automatic
integrated circuit(IC) routing systems are based on channel routers [17]. These
systems employ a “divide and conquer” approach in which the layout problem is
divided into several channel routing problems which are each solved separately. In
descriptive terms, a channel typically consists of a rectangular space between two
parallel rows of pins or terminals. The locations of these terminals are fixed along
two opposite sides of the channel, and typically a channel router is designed to as
sign wires th at interconnect terminals. A simple channel, and an example routing
for it are shown in Figure 1.1.
Most channel routers assume th at two layers are available for routing. Fur
thermore, the virtual grid is assumed and the M anhattan model is adopted, i.e.,
all the horizontal wire segments are routed in one layer and all the vertical wire
segments are routed in the other, and the connection between wires in these two
layers is through some electrical contacts called vias. When classifying channel
routers, various parameters are considered.
1.

Net types: Initially, all nets were assumed to be two terminal nets,

but as the channel routing problem became more understood, multi-terminal nets
(nets with more than two terminals) were allowed. Many channel routers adopt
an approach where multi-terminal nets are first decomposed into two terminal
nets. These sub-nets are then routed separately.
1
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Figure 1.1 Channel Routing Example.
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2. Net width: In case of grid-based channel routers, the virtual grid is
assumed, and nets are assigned to tracks. Hence, all nets are restricted to have
the same widths. Gridless channel routers do not have the limitations associated
with the virtual grid, and hence in this case, variable width nets are allowed.
3. Via restrictions: The final layout of a chip is specified by means of
masks. The fabrication process involves subjecting a slice of silicon wafer to var
ious processes. The chip is fabricated one layer at a time, and the masks for
the various layers have to be aligned perfectly to guarantee the various connec
tions between layers. Perfect alignment of masks is difficult, and hence vias were
previously only allowed between adjacent layers. Improvements in the chip man
ufacturing technology have reduced mask alignment problems, and these days
stacked vias (vias between more than two layers) are allowed.
4. Boundary type: Most channel routers assume that the top and bottom
boundaries are regular. Irregular boundaries make the channel routing problem
more difficult.

In fact, there exists a certain variation of the channel routing

problem which can be solved in polynomial time when the boundaries are regu
lar. However, the same problem becomes NP-hard when the boundaries become
irregular. Some recent channel routers [4, 5,10, 23] have the capability of routing
channels with irregular boundaries.
5. Number of layers: Most existing channel routers assume that two layers
are available for routing. Vertical segments of nets are routed in one layer, and
horizontal segments in the other. However, recent advances in the VLSI fabrica
tion technology have made up to three layers available for routing. It is expected
th at as the fabrication technology improves, more and more layers will be avail
able for routing. Therefore, there is an urgent need for channel routing algorithms
which can route channels when more than two layers are available for routing.
6. Critical nets:

Some nets are considered to be critical nets; power,

ground, and clock nets fall in this category. Power and ground nets are normally
wider than signal nets. The difference in the actual arrival time, and the expected

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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arrival time of a clock edge is referred to as clock skew.

Clock skew can be

controlled by controlling the length of the clock nets. Hence, the length of the
clock nets is normally restricted. Due to these extra restrictions, critical nets are
routed before other signal nets.
7. Objective functions: Various objective functions are considered to eval
uate channel routers. However, the primary goal of a channel router is to minimize
the vertical dimension of a routed channel called the channel height. Vias are diffi
cult to fabricate, and dissipate heat; therefore, another criteria used for evaluation
of channel routers is the total number of vias used to route a channel. The average
length of a net, and the number of vias per net are some other objective functions
considered.
8. Routing approach: Two approaches exist for routing channels,, viz.,
grid-based approach, and gridless approach.

In the grid-based approach, it is

assumed th at a grid is superimposed over the channel. Terminals, nets, and vias
are required to conform to this grid. The presence of a grid makes computation
easy but there are several disadvantages attached to this approach viz., the large
amount of memory required to maintain the grid, equal width nets, etc. The
gridless approach, on the other hand, allows arbitrary location of terminals, nets,
and vias. Moreover, nets are allowed to have arbitrary wire widths. Due to these
advantages, and many others, the gridless approach is gaining popularity over the
grid-based approach [4, 5]. An example of grid-based channel routing is shown in
Figure 1.2. Figure 1.3 shows an example of gridless channel routing.
9. Routing model: All existing three-layer channel routers use the reserved
layer model, VHV(Vertical Horizontal Vertical) or HVH(Horizontal Vertical Hor
izontal), for layer assignment [4, 6]. In the VHV model the first and third layers
are reserved for routing the vertical segments of nets, and the second layer is
reserved for routing the horizontal segments. On the other hand, in the HVH
model the first and third layers are reserved for routing the horizontal segments
of nets, and the second layer is reserved for routing the vertical segments. The

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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HVH model is preferred over the VHV model because it offers a potential 50% re
duction in channel height as compared to the VHV model. If no layer restrictions
are placed on segment layout i.e., any segment (horizontal or vertical) may be
routed in any layer, the model is referred to as the un-reserved layer model. An
un-reserved layer model can lead to a potential 66% reduction in channel height
as compared to the VHV model. Figure 1.4 shows an example which uses three
tracks when the VHV model is used, and two tracks when the HVH model is
used. However, for the same example, the un-reserved layer model leads to a one
track solution. An un-reserved layer model has several other advantages over the
reserved layer model. This model uses fewer vias, and in fact, in most cases, can
lead to an optimal solution i.e., a solution with minimum channel height.
Traditionally, the channel height of a routed channel is further reduced
by passing it through a compacter. The basic ideas used in channel compaction
axe:

Via minimization, and Via offsetting [7]. The via minimization problem

has been well studied, and comes in two varieties:

Unconstrained Via Mini-

mization(UVM), which allows modification of layout, and Constrained Via Min
im iz atio n ^ VM), which only allows changes in layer assignment of segments [13,
14]. Compaction is a difficult operation after routing is completed. This is due
to the fact th at the layout has now been fixed, and only minimal changes are pos
sible. Recently, an intermediate approach to via-elimination with minor layout
modifications has been developed [22].
High memory costs, and slow computers made it necessary to separate
each design automation step in previous years. Recent advances in the integrated
chip manufacturing technology have reduced the cost of memory chips signifi
cantly. Also, these days very fast computers are available at nominal costs. This
motivated us to investigate integrating various design automation steps.
In this thesis we address the problem of integrating channel routing, viaminimization, and compaction using high speed work stations. We develop an
algorithm (MISER) which makes an attem pt at routing channels as compactly
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Unreserved Layer Model

Figure 1.4 Three-Layer Routing Models.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

8

as possible. MISER is a three-layer gridless channel router which makes an at
tem pt at using the un-reserved layer model whenever possible. All routing and
compaction operations are based on graphs which allow uniform and efficient im
plementation.
In our approach, the compacter is an integral part of the router, and is
allowed to alter the routing. In addition to traditional ideas: via elimination,
and via offsetting, our compacter uses two novel ideas, layer re-assignment of
sub-segments, and via insertion. Experimental results show that this one-phase
approach eliminates more vias, and compacts more effectively as compared to
the traditional two-phase approach of routing followed by compaction. For most
cases, a 5-10% better solution than existing three-layer channel routers was ob
served. However, for some small examples, channels with low density, and small
span nets, approximately 36% improvement was observed.
In Chapter II we present some preliminary definitions, and terminology. A
brief description of some of the previous three-layer channel routing algorithms
is presented in Chapter III.

The various routing, and compaction algorithms

are described in Chapter IV. Chapter V is the concluding chapter in which the
experimental results, and concluding remarks are presented.
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CHAPTER II
PRELIMINARIES
In this chapter, we review some definitions related to channel routing. The
terminology [3] used throughout this study, and the various graphs used by the
routing and compaction algorithms are described in this chapter.
We will refer to the vertex set of an undirected graph, G, as V(G), and
to the edge set as E(G ). In case the graph, G, is directed, the vertex set will be
referred to as V(G), and the edge set will be referred to as D(G). We will use
e(i,j) to refer to an undirected edge between vertices i and j , and d(i,j) to refer to
a directed edge from vertex z to vertex j . The weight of an edge e will be referred
to as w(e), and the neighbors of a vertex v will be referred to as N(v). Finally,
we will refer to the channel routing problem as CRP, an n —layer channel routing
problem will be referred to as n —C R P .
A rectangular region with terminals on two opposite sides, the top boundary
and bottom boundary is called a channel. The terminal list associated with the top
boundary is called the top list and the terminal list associated with the bottom
boundary is called the bottom list. The horizontal dimension of the routed channel
is called the channel length and the vertical dimension of the routed channel is
called the channel width. An electrical node specified by a collection of terminals
is called a net. A piece of material on a layer described by two end points and
a width is referred to as a wire or a segment.

Wires or segments implement

nets and are normally restricted to the horizontal and vertical directions. An
electrical connection between two segments on adjacent layers is called a via or a
contact cut. A pictorial representation of the terms mentioned above is shown in
Figure 2.1.
9
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Figure 2.1 Channel Routing Terminology.
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The channel routing problem is defined as follows.

Definition 1 Let (Xo? ^o) be the origin, L = L \, L 2 , . . . , Li be the layers available
for routing, S = S \, S-i,. . . Si be the spacing restriction fo r each layer, Cov be the
minimum overlap o f a net over a via, Cmin be the minimum size o f a contact cut,
N = {«!, n 2, . . . , n m} be a set o f nets where Vi = 1, m, n,- = (hi, u,), hi and v,• are
the horizontal and vertical thickness o f net n, and T = {tj, <2 , . . . , fn} be a set of
terminals where V j = 1, n , t j = (n,Xj,yj), n is the net connected to terminal tj,
and Xj, yj are the X, Y distances o f terminal tj from the origin. The problem of
making terminals U and tj, Vi , j = l,n,njfe connects U,tj, electrically equivalent
such that at most I layers are used, Si,Vi = 1,1, C0V,C min are satisfied, no two
nets n,- and n j, Vi , j = l,m cross on the same layer Lk,Vk = 1,1, and no area
other than that available between the top and bottom boundary is used, is referred
to as the channel routing problem.
The concept of vertical constraints, and horizontal constraints is central
to channel routing. When the X co-ordinates of terminals belonging to different
nets intersect, the net connected to the top terminal must be routed above the net
connected to the bottom terminal. This is a constraint forced on the router and is
referred to as a vertical constraint. Vertical constraints are represented by means
of a graph called the vertical constraint graph (Gy). Since, a vertical constraint
defines an order between nets, G y is a directed graph, the nodes of which represent
nets, and the directed edges of which represent vertical constraints. Similarly,
when the horizontal segments of two nets overlap, the horizontal segments of the
nets under consideration have to be routed at different distances from the top
boundary. Horizontal constraints are represented by means of a graph called the
horizontal constraint graph (Gh ). Horizontal constraints do not force an order
between nets, hence, G h is an undirected graph, the nodes of which represent nets,
and the undirected edges of which represent horizontal constraints. Consider the
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CRP shown in Figure 2.2. The corresponding vertical constraint, and horizontal
constraint graphs are shown in Figure 2.3, and Figure 2.4 respectively.
We combine the Gv and the G jj to form a new graph called the Combined
Constraint Graph (G c(V ,D U E)). Each node v € V(Gc) represents a net or a
subnet. A d(i, j) € D(Gc) represents a vertical constraint form net i to net j . An
undirected edge e(i,j) € E ( G c ) represents a horizontal constraint between net i
and net j . The weight of the edge between node i and node j is the minimum
vertical distance required between net i and net j .

The upper boundary and

the lower boundary are also represented by nodes, Vt and Vs respectively, in the
combined constraint graph. A directed edge is drawn from Vt to each node rep
resenting a net. Similarly, a directed edge is drawn from each node representing
a net to Vs- The weight of these edges is the minimum distance to be maintained
between the top (bottom) boundary and the net under consideration. The com
bined constraint graph corresponding to the CRP shown in Figure 2.2 is shown
in Fig. 2.5.
To keep track of the interactions between different segments and vias we
use a graph called the Via Segment Graph (GVs). This graph helps in layer re
assignment of segments and elimination of vias. The via-segment graph is defined
as follows. G vs = (K, U Va, E ). Each node v € Vv represents a via, and u G Va
represents a segment. We make an edge (u,-, Uj), u,-, Uj € V3 if segment u,- and
segment Uj cannot be assigned the same layer. An edge (u,u), u € V3,v € Vv
shows th at segment u is incident on via v. An edge (t>;,Uj),Uj,Uj € Vv is not
allowed.

Figure 2.6 shows the via segment graph corresponding to the CRP

shown in Figure 2.2.
The total weight of the maximum directed chain incident on node i is
called the ancestor weight of node i {ancw{i)). Similarly, the total weight of the
maximum directed chain incident from node %is called the descendant weight of
node i (dscw(i)). The ancestor weight of node i in Gc gives us the minimum
distance net i has to be routed below the top boundary, and the descendant
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Figure 2.5 Combined Constraint Graph.
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Figure 2.6 Via Segment Graph.

weight of node i gives the minimum distance to be maintained between net i and
the bottom boundary.
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CHAPTER III
LITERATURE SURVEY
In this chapter, we present a brief description of some three-layer channel
routers discussed in the literature.

3.1

VHV Channel Routers

In the VHV routing style, vertical constraints no longer apply; therefore,
the left edge algorithm [24] can be used to route the channel.

The left edge

algorithm is also an optimal algorithm for routing channels with flat boundaries
using the VHV pattern. However, when the boundaries are irregular the problem
becomes NP-hard [23].
Vijayan et al. [23] present a branch and bound algorithm, and three heuris
tic algorithms to route channels with irregular boundaries. They suggest that the
routing area be partitioned into rectangular regions, called boxes, by extending all
the horizontal portions of the two boundaries. The box in the middle separating
the upper and lower boundaries is called the flexible box. The VHV problem now
reduces to the problem of packing the collection of intervals representing the net
segments into these boxes, so as to minimize the number of tracks in the flexible
box.
The branch and bound algorithm presented in [23], computes the current
best upper bound on the number of tracks in the flexible box. This upper bound
changes dynamically as better solutions are found in the search. If during the
search process, the algorithm finds a partial mapping which reaches the current
upper bound then the search is pruned for all the extensions of this partial map
ping. When an upper bound smaller than the old one is obtained, the algorithm
stops the search if this upper bound equals the lower bound.
16
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The heuristic algorithms presented in [23] attem pt to route the nets in the
non-flexible boxes if possible. For doing this, one of the three heuristics viz., tight
fit heuristic, loose fit heuristic, random fit heuristic is used. If a net cannot be
routed in any non-flexible box, it is routed in the flexible box.
3.2

HVH Channel Routers

In the HVH style, vertical constraints exist. However, the horizontal con
straints can be reduced by as much as half; therefore, a 50% reduction in channel
height is possible.
One approach followed is to systematically convert a valid two-layer solu
tion into a three-layer solution [8]. Let S be a valid solution of a CRP2 using
n tracks

. . . , t n. Then, the algorithm states th at to obtain a three-layer

solution assign *2 fc-i to track k in layer 1, and f2fc to track k in layer 3. However,
if S has adjacent tracks which have aligned vias(referred to as the aligned via
problem) the algorithm fails.
To overcome the problem of aligned vias, Cong et al. [8] suggest that 5
be modified, by applying two heuristic algorithms to it. The first algorithm is
called Track Permutation, and the second is called Local Rerouting. An optimal
track permutation of a given two-layer solution S is computed by converting it to
a two processor scheduling problem. Tracks of S are considered as tasks and a
precedence relation is obtained by using a track ordering graph G. The vertices
of G are the tracks of 5 and the edges of G represent the ordering restriction on
the tracks of S. The basic idea of local rerouting is to mis-align the adjacent
vias. After applying the above mentioned algorithms, if the aligned via problem
still exists, then an em pty track is inserted in S , between each pair of adjacent
tracks having aligned vias.
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Chen and Liu [6] extend Yoshimara and Kuh’s merging algorithm [24] to
solve the three-layer channel routing problem. Their router not only merges nets
at the same layer between different zones but also merges nets in the same zone
between different layers. Merging on the same layer is referred to as Serial Merging
and merging on different layers is referred to as Parallel Merging. Serial merging
of net i and net j is possible only if net i and net j do not overlap in the zone
representation, and there is no directed path between node i and node j in the
G v • On the other hand, parallel merging of net i and net j is possible only if
there is no directed path between node i and node j in the Gv.
Chen and Liu [6] modify the two-layer merging algorithm by defining a
new set(T) of nets. T contains nets which terminate at zone i, and are placed on
a track with no horizontal segments of nets on the other layer. Set P is defined
as a function of the number of nets in T . A net i is selected from Q(as in [24],)
and a net j is selected from P. If i belongs to the set T , then serial or parallel
merging is done. If i belongs to the set Q, then parallel merging is done. If i does
not belong to any of the above defined sets, then j is placed on a new track.
Trigger [4] is a three-layer gridless channel router which uses a graph theo
retic approach, and is based on the two-layer channel router Glitter [5]. Chen [4]
uses two combined constraint graphs viz., G q , and G q . G c
x is the combined con
straint graph when all the horizontal wires of nets are placed on layer 1, and G% is
the combined constraint graph when all the horizontal wires of nets are placed on
layer 3. A node selection algorithm is then used to select a node, and assign it to
a layer. The combined constraint graphs are updated to reflect this change. The
node selection algorithm is called repeatedly until all the nodes are processed.
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3.3

Other Three-Layer Channel Routers

Pitchumani and Zhang [15] use an approach based on partitioning the chan
nel. They suggest th at the routing region be thought of as two separate regions,
not necessarily of the same size, with a transition track in the middle. Depending
on th e problem, either the upper or the lower region may be VHV and the other
HVH. In an extreme case, one of the regions may be missing; in such a case the
hybrid routing degenerates to pure HVH or pure VHV. The problem now boils
down to a partitioning problem i.e., given a channel routing problem to partition
it into two sub-problems, one to be routed using the HVH pattern and the other to
be routed using the VHV pattern, with the criteria that routing can be done using
the minimum number of tracks possible. The algorithm involves four sequential
passes over the G y • In each pass the algorithm starts with a trivial partition and
notes its cost. The trivial partition represents the top most or the bottom most
cut of the partition. In each pass the cut is gradually moved toward the other
end of the G y, one step at a time. In each step exactly one net moves from one
side of the cut to the other. The net which is to be moved is selected from the
nets which are exactly below or above the cut, depending on the direction of the
movement of the cut.
Chameleon [1] is a multilayer channel router based on the ideas presented
in [18]. The main feature of Chameleon is th at it uses a general approach for
multi-layer channel routing. Stacked vias can be included or excluded, and sepa
rate design rules for each layer can be specified. Chameleon consists of two stages
viz., a partitioner and a detailed router.

The partitioner divides the problem

into two and three-layer subproblems, such that the global channel area is mini
mized. T he detailed router then implements the connections using generalizations
of the algorithms used in YACR2 [18]. In the initial phase, vertical constraints
may be violated. These violations are eliminated by the use of a three-dimensional
maze router.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

20

A comparison of the various three-layer channel routers discussed in this
chapter is shown in Table 3.1.
Table 3.1
Comparison of Three-layer channel routers
Router

Model

Approach

St. vias

Boundary

Deutsch
(tracks)

allowed
Chen and Liu [6]

HVH

grid-based

no

regular

14

Chameleon [1]

Un-reserved

grid-based

no

regular

11

TRIGGER [4]

HVH

gridless

no

irregular

11

Cong et al [8]

HVH

grid-based

yes

regular

10

Pitchumani [15]

Hybrid

grid-based

no

regular

18

Polk [16]

HVH

gridless

no

regular

-

Vijayan et al [23]

VHV

grid-based

no

irregular

-
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CHAPTER IV
OVERVIEW OF ALGORITHMS
In this chapter, we present an overview of the new heuristic algorithm
MISER. MISER is a three-layer, gridless channel router which attem pts at using
the un-reserved layer model whenever possible. MISER is unique in the sense
th at it compacts as it routes.

4.1

Overview of Algorithm

The input net list is first processed by a pre-processor. The pre-processor
breaks multi-terminal nets into two terminal nets, removes cyclic constraints,
and reduces the length of long directed chains. The data generated by the pre
processor are then fed to the main algorithm. The main algorithm constructs the
various graphs, selects a net from the input net list, and routes the selected net
using the combined constraint graphs. A net is compacted when all nets depen
dent on it have been routed. This integrated approach eliminates more vias and
results in very compact routing. The outline of the main algorithm is as follows.

Algorithm MISER(CRP, 3LR)
Input: (X0,y 0), the origin. S i ,S 2 ,S 3 ,C 0V,C min, where Vi = 1,3,5,- =
Spacing data for layer i , Cov is the minimum overlap of a net over a
via and Cm{n is the minimum size of a contact cut.
N = {n1,n 2, . . . , n m}, a set of (sub)nets where V* = l,m ,n,- = (n,A,-,u,),
n is the net (sub)net n,- belongs to and h{ and v; are the horizontal and
vertical thickness of net n.
21
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T — {<1 , <2 »• • • j *n}, a set of terminals where Vj = 1, n, tj = (n, Xj, y j), n is
the net connected to terminal tj and xj, yj are the X, Y distances of
terminal tj from the origin.
O utput; Three-layer gridless routing using the un-reserved model.
/* Begin Algorithm */
/* Initialization * /
/* Vertical Constraint Graph */
Gv(V,D), V{G v) = N , { n {,nj)

= l , m , i ^ j, if 3 a

G

vertical constraint from net n,- to nj
/* Horizontal Constraint Graph */
G h (V ,E ) = V{ Gv ) = N ,(rii,n j)

G

£((?//), Vi,y = l ,m , i £ j , if 3 a

horizontal constraint between nets n,- and n,/* Combined Constraint Graphs */
For 1 = 1 to 3
Glc ( V , M = D

U

£),V (G k )

=

AT U

Vt

U

Vb ,Vt , and VB de

note the top boundary, and the bottom boundary respectively,
(nj,Uj) € E ( G lc ) if(n,-,Tij) € E(GB),(ni,n j) £ D(Gy), (n ^ rij) €
D(Glc ) if (n,-, rij) € D(GV), Vi =

l ,m , ( t y , »,•),(«,•, VB) €

D(Glc ) , 'ie(rii,nj) € M(G£;),u;(e) = i actual distance to be
maintained between nets ? i,-, and rij on layer I.
/* Route Top Nets */
U = {n,-,Vi = l , m 3 n j connects to tj,\/j = 1, n ,t j

G

top boundary }

N = N -U
While \U\ £ 0
n» G U B ancw(ni, I) < anctt;(nj,/),Vn,-,nj

G

U ,l = 1,3

d = ancwirn, /)
Route net n,- in layer / at distance d from the top boundary
U = U -n {
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/* Route Bottom Nets */
B = {n,-,Vz = l,m 9 rii connects to tj, Vj = l ,n , tj G bottom bound
ary }
N = N —B
While \ B \ ^ 0
dscw(rii,l) < d scw (n j,l),V m ,n j € B ,l = 1,3
d = dscw(rii, 1)
Route net n,- in layer 1 at distance d from the bottom boundary
B = B — rii
/* Route Other Nets */
While |JV| ^ 0
S\ —

€ N 9 anctu(n,-, layer 1) = m in(ancw (nj, layer 1)), Vnj €

IV}
W 4 = ancw(ni, layer 1 )
Sji = {n,-,n,- G IV 9 a n c w ( n layer 3) = m in(ancw (nj, layer 3)), Vnj €
IV}
= ancw(rii, layer 3)
'S'}) = {n,-,n,- € N B d scw fa , layer 1) = min(dscw(rij, layer 1)), Vnj G
N}
W q = dscw(m ,layer 1)
= {n,-,ni

G

IV 9 d scw fa , layer 3) = m in(dscw (nj, layer 3)), Vnj G

IV}
Wjj = dscw(ni, layer 3)
S#rr = S /,t = A ,D ,j = 1 ,3 ,9 W? = rnin{W lk,k = A, D, I =
1,3, H (S j) is minimum
/* H (S{) = /i(n,),n,- G 5 / 9 A(n,) > h(nj)Vrij G 5/', where
h(rii) = number of horizontal constraints net n,- has with nets
in N */
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While \Sl£ \ * 0
nt- €

B Vn,-,n,- € 5 j£ ,/n l(n ,)+ u > (e =

€

N(rii), is minimum
/* if dir = A , / n l = ancwQ, and Jn2 = dscwQ, else / n l =
dscu;(), and /n 2 = ancwQ */
if dir = A , boundary = top boundary, d = ancw(ni, lyr)
else boundary = bottom boundary, d = d sc w fa , lyr)
Route rii in layer lyr at distance d from boundary
N =N =m
If(N(rii) 6 Gfj have been routed)
Compact ()
/* End Algorithm */
Details of the routing and compaction algorithms are given in the following
sections.

4.2

Routing Strategies

In this section, we present the various strategies used in the routing phase of
MISER. Routing a net involves two decisions, fixing the distance of the horizontal
segment of the net from the top/bottom boundary and deciding the layer on which
the net is to be routed. Recall th at vertical constraints impose an order between
nets while horizontal constraints do not impose an order between nets.

If we

could somehow decide an order between nets having horizontal constraints, then
routing is trivial. The routing phase of our algorithm makes an attem pt at doing
exactly this.
The order in which the nets are routed is very im portant, since, routing
a wrong net first can affect the total routing adversely. The net selection oper
ation makes an attem pt at selecting nets in a “good” order. The intuitive idea
behind the net selection operation is to find a net which can be routed close
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to the top/bottom boundary and still limit the potential increase in the channel
height. We start by constructing

G q, G q,

and

for layer 1, layer 2, and layer 3 respectively.

Gq,

Gq

the combined constraint graphs

is constructed by assuming that all

the horizontal segments of nets are routed on layer 1, G% by assuming that all the
horizontal segments of nets are routed on layer 2, and

Gq

by assuming that all the

horizontal segments of nets are routed on layer 3. Initially the HVH model is used
for routing, hence, G q is not used by the router. However, when compaction takes
place, some net segments are moved from layer 1 and layer 3 to layer 2, and G q is
needed to model these nets. Depending on the ancestor and descendant weights
in the combined constraint graphs for layer 1, and layer 3, the input net-list is par'titioned in to four sets, S (A , 1 ),S (A ,3 ),S (D ,1 ),S (D ,3 ). S ( A ,1) contains nets
with minimum ancestor weight on layer 1, S(D , 1) contains nets with minimum
descendant weight on layer 1 and so on. Hence, a weight to,-, Vi = 1,4, is associ
ated with each set, which is the ancestor(descendant) weight of the nets contained
in the set. From S (A , 1), S(A ,3), S(D , 1), and S (D ,3 ), we select the set S which
has the minimum weight. In case of ties, from each of the tied sets, we find the
net with the maximum number of horizontal constraints. From all these nets we
find the net which has the minimum number of horizontal constraints and select
the set which contains this net.
Once a set has been selected, the next task is to select nets from this
set. However, no m atter which net is selected, the layer this net will be routed
in is now fixed. Also, depending on whether the selected set is ^(A, /) or S (D , /),
I = 1,3, decides whether the net will be routed close to the top boundary or
the bottom boundary. For example, suppose the selected set is S(A , 1) and the
selected net is n, then

n

will be routed in layer 1 close to the top boundary, and

the ancestor weight of the node corresponding to net
n

n

in

Gq

gives the distance

is to be routed at in layer 1.
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To select nets, for each net i contained in the selected set S we do the
following operation. For each undirected edge e = ( i,j) adjacent to z, the length
d of the maximum directed path containing e (assuming that e was directed) is
computed. The formula used for computing d is ancw(i) + tu(e) + dscw(j) if the
selected set is S (A , 1) or

3), and ancw(j) + w(e) + dscw(i) if the selected set

is S(D , 1) or S(D , 3). The net i which has the minimum value of d is selected,
and routed. Once a net is routed, the combined constraint graphs are updated
to reflect this change. For example, suppose that the selected net, say n,-, is
routed in layer I then the combined constraint graphs are modified as follows. All
undirected edges adjacent to n,- in the Glc are assigned outgoing directions if n,- is
routed close to the top boundary, and incoming directions if n,- is routed close to
the bottom boundary. The node corresponding to n,- in G q, I ^ m is deleted and
an edge from n,- in Glc to rij in Gq is added if there exists a vertical constraint
between n,-, and rij.

As an example consider the combined constraint graphs

shown in Figure 4.1(a). Suppose net 1 is selected. Since net 1 has minimum
ancestor weight in G%, it is routed on layer 3. The node corresponding to net 1
in G'c is deleted. Further, since there exists a vertical constraint between net 1
and net 2, a directed edge is added from the node corresponding to net 1 in G% to
the node corresponding to net 2 in Gxc . The resulting combined constraint graphs
are shown in Figure 4.1(b).
We present the following lemmas to support operation assign directions. The
first lemma shows th at it is always possible to assign a direction to an undirected
edge, and the second lemma shows that by using ancestor and descendant weights
it is always possible to assign a direction to an undirected edge such that the
increase in the maximum directed path in the combined constraint graph is min
imum.
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u yer1

Layer 3

TOP

TOP

(a)

Y
u y0r1

Layer 3

TOP

TOP

8
(b)

Figure 4.1 Routing of a Net.
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(a)

(b)

Figure 4.2 Assigning Directions to an Edge.

L e m m a 1 It is always possible to assign a direction to a single edge in a mixed
acyclic graph such that the resulting graph has no directed cycles.
Proof: By contradiction.
Let G be a mixed graph with no directed cycles.

Let the edge under

consideration be e = (u, v). Assume th at orienting e from tt to v causes a directed
cycle in G.
Claim: Orienting e from v to u will not cause a directed cycle in G.
As shown in Figure 4.2(a) orienting e from u to v causes a directed cycle
in G. Suppose orienting e from v to u also causes a directed cycle in G. Clearly,
the directed cycle cannot be due to the edges in subgraph A of G. Therefore,
the directed cycle must have been caused by the edges in subgraph B of G. This
means th at the orientation of the edges in subgraph B of G must be as shown in
Figure 4.2(b). But, this implies that G had a directed cycle to start with, which
contradicts the assumption th at initially G had no directed cycles. □
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Figure 4.3 Partial View of a Mixed Graph.

L e m m a 2 Operation assign directions will always assign a direction to an undi
rected edge such that the increase in the maximum directed path is minimum,
moreover doing so cannot cause a directed cycle.
Proof: By contradiction.
Let G be a mixed graph with no directed cycles. Let the undirected edge under
consideration be e = ( i,j).

Assume that the ancestor weight, and descendant

weight of node i are a,- and d,- respectively. Similarly, assume that the ancestor
weight, and descendant weight of node j are aj, and dj respectively. Assume that
the weight of the undirected edge e joining node i and node j is we. A partiel
view of a mixed graph is shown in Figure 4.3.
Assume th at a,- + we + dj < aj + we + d,-, and orienting e from i to j causes
a directed cycle in G. This implies that 3 a directed path p from node j to node
i. Assume th at the sum of the weights of the edges € p is wp. Suppose that
dj > a,-. In this case, the ancestor weight of node i would be aj + wp, which is
greater than a j, contradicting the assumption that aj > a,-. Therefore, d,- must be

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

30

greater th an dj. But, if this is the case then the descendant weight of node j would
be wp + d{ which is greater than d,-, contradicting the condition that d,- > dj. □
4.3

Compaction Strategies

In this section, the various techniques used for compaction, and via min
imization are presented. Compaction is achieved by layer re-assignment of seg
ments, removal of vias, sliding vias, and inserting vias if necessary.
Algorithm COMPACT is used to achieve compaction. Whenever an in
dependent net (a net whose adjacent nets in G h have been routed) is detected,
algorithm COMPACT is called. As the nets are compacted, empty spaces are
created in the channel. To eliminate these empty spaces, nets are moved up or
down (plowing) depending on whether they were routed close to the top boundary
or the bottom boundary. As nets are compacted, combined constraint graphs for
the three layers are updated. This changes the ancestor weight, and descendant
weight of nodes in the three combined constraint graphs. Hence to compute the
distance a net n can be moved in a layer /, the ancestor weight or the descendant
weight of the node corresponding to net n in Glc is computed. Ancestor weight,
and descendant weight also help in deciding the layer a net segment should be
re-assigned to. We choose the layer on which maximum plowing is possible or in
other words the layer on which the net under consideration has minimum ancestor
weight or descendant weight. After all nets are routed some empty space remains
in the middle of the channel. To remove this space the ancestor weight of the
node corresponding to the bottom boundary in G'c , Vi = 1,3, is computed. Of
the three ancestor weights, we take the maximum, and move the bottom bound
ary from its current position to this new position. For example, assume th at the
node corresponding to the bottom boundary has the maximum ancestor weight
on layer 1. Further, assume that this weight is new , and that the present position
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of the bottom boundary is old. Then, to remove the redundant space present in
the middle of the channel, the bottom boundary is moved by a distance o ld —new.
Algorithm COMPACT attem pts to assign the horizontal segment of the
net (subnet) under consideration to the layer on which its ancestor/descendant
weight is minimum. This can be easily done by checking the layer assignment of all
vertices adjacent in G v s to segments of the net under consideration. If this cannot
be done, it tries to assign the vertical segments of these nets to the same layer as
their horizontal segments. The third option tried by this algorithm is to insert
via(s) to allow partial segment movement. A horizontal segment can be considered
as a sequence of r sub-segments if there are r —1 intersecting vertical segments,
such th at no sub-segment intersects more than one vertical segment. Now, we
can assign a layer to each sub-segment independently by inserting appropriate
via(s).

Our algorithm tries to find a sequence of consecutive sub-segments to

insure minimal increment in wire length and number of vias. Finally, the algorithm
finds the minimum spacing of the net under consideration from the boundary in
the assigned layer. It then moves the net/segments/sub-segments up close to the
boundary. This operation may involve via movement along the vertical segments
as shown in Figure 4.4.
An outline of algorithm COMPACT is shown below.
Algorithm COMPACT()
Input: VSG, Current layout
O utput: Compacted current layout
/* Begin Algorithm COMPACT */
R = {nets presently routed}
While (\R\ £ 0)
neR
R = R —n
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H s = {Horizontal segments € net n}
Vs = (Vertical segments € net n}
m = \Hs\ + | V s |
For j = 1 to m
hi € Hs
vi € Vs
V4 = {Vertical segments adjacent to hi in G vs)
H a = {Horizontal segments adjacent to v/ in GVs}
/* Step 1 */
If (vm 6 Va , layer(um) ^ 2, V m) Then
Assign_Horizontal_Segment(h/, layer 2)
H s = Hs - h,
Eliminate_Vias(/i|)
/* Step 2* 1
else if ( vm € N (vt), layer(h/) = 1, layer(um) ^ 1, V m) Then
Assign_Vertical_Segment(vj, layer 1)
Eliminate.Vias(uj)
/* Step 3 * /
else if (vm € N (vi), layer (hi) = 3, layer(um) ^ 3 , V m) Then
Assign_Vertical_Segment(v/, layer 3)
Eliminate-Vias(u/)
else
G vst

= G vs U intermediate vias and segments € Hs

For (V ha € H s )
Apply step 1, step 2 and step 3.
/* End Algorithm COMPACT */

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

33

top boundary for layer 1

bottom boundary for layer 1

I

j

After Compaction

I

Figure 4.4 Upward and Downward Movement of Net Segments.
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All compaction operations are based on the Via-Segment Graph (Gvs)- All
compaction operations thus become graph operations on G v s • For example viaelimination is equivalent to node contraction operation in the G v s and via-addition
is equivalent to node expansion operation in the G vsIf all segments incident on a via have been assigned the same layer then
that via can be eliminated. This operation is shown in Figure 4.5(a) and Fig
ure 4.5(b). Two vias Vioo and V\ob in Figure 4.5(a) are eliminated and nodes
corresponding to these vias are removed, as shown in Figure 4.5(b). The viainsertion operation is shown in Figure 4.6(a) and Figure 4.6(b).
It is im portant to note th at all compaction operations do not limit the
routing options, for routing nets yet to be routed. This is so because, only those
nets(segments) are selected for compaction, whose intersecting segments have been
routed.
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Figure 4.5 Via Elimination Operation.
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Figure 4.6 Via Addition Operation.
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CHAPTER V
EXPERIMENTAL RESULTS AND CONCLUSIONS
Experimental results, and concluding remarks are presented in this chap
ter. An illustration of the one phase, integrated, approach of our algorithm is
shown in Figure 5.3.
Consider the example shown in Figure 5.1. For this example, Si = 3 ,5 2 =
2, S3 = 3,C min = 2, and Cov =

1.

The vertical width of all nets is 4, and the

horizontal width of the nets is shown in Table 5.1.
Table 5.1
Net Widths for Chen’s Example
net

1

2

3

4

5

6

7

8

9

10

width

2

2

4

2

4 4

4

6

6

6

(?£, and G q for this example are shown in Figure 5.2. Net 1 is routed first,
followed by nets 4, 3, 2, 10, 8 , and 5. Net 5 is recognized as an independent net,
and is immediately compacted by algorithm COMPACT_CURRENT_NET. At
this time, nets 1 and 3 are also independent, and hence they are compacted by
algorithm COMPACT_PREVIOUS_NETS. Net

6

is routed next followed by nets

7, and 9. At this time all nets are compacted. The final layout for this example is
shown in Figure 5.3(c). For this example TRIGGER [4] produces a solution with
channel height 41A and

22

vias, on the other hand MISER produces a solution

with channel height 20A and no vias. MISER achieves an improvement of more
than 50% for this example. It can be easily seen th at our solution is optimal.
37
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Figure 5.1 Chen’s Example.

Layer 1

Bottom

Layer 3

Bottom

Figure 5.2 Combined Constraint Graphs for Chen’s Example.
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Figure 5.3 MISER Execution.
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5.1

Experimental Results

MISER has been implemented in C on a SUN 4/110 work station running
SunOS 4.0. Experimental results show that our algorithm performs well not only
on gridless examples but also on grid-based examples. Since MISER integrates
channel routing and compaction, comparing our algorithm with other channel
routing algorithms wouldn’t be fair. Using a combination of a three-layer channel
router, and a compacter for comparison purposes, led to a more severe problem,
i.e., which channel router, and compacter combination to use.

Many channel

routing algorithms reported in the literature produce solutions which are close to
optimal but due to constraints such as, via alignment etc., further compaction
is difficult. Then, there are other channel routing algorithms that produce so
lutions which are far from optimal but the solutions produced are inherently
compactable. All this combined with the fact that there aren’t many gridless
three-layer channel routing algorithms reported in the literature made comparison
difficult. TRIG G ER is the only other gridless three-layer channel router reported
in the literature; hence, as far as gridless routers are concerned, we compared the
results produced by our algorithm with those produced by TRIGGER. Since our
algorithm works for gridless, and grid-based cases, we also compared the results
produced by our algorithm with those produced by some grid-based three-layer
channel routers. A comparison was made when overlap between adjacent layers
is allowed, and when overlap between adjacent layers is not allowed. The effect
on channel height, when stacked vias are allowed was observed.
The results produced by our algorithm, when overlap between adjacent
layers was allowed, are summarized in Table 5.2, and Table 5.3. Table 5.2 is
a summary of results when stacked vias were not allowed, and Table 5.3 is a
summary of results when stacked vias were allowed.
Our algorithm performs very well on small channels (channels with low
net density, and small net length.) An example of such a channel is shown in
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Table 5.2
Channel Height Improvement (Overlap Model)
Example

Previous

# of

MISER

Improvement

nets

vias

channel ht.

vias

channel ht.

(%)

Fig. 6 [6]

10

23

3

0

2

33

Fig. 9 [6]

34

57

7

31

6

14

Fig. 5.1

10

22

41A

0

20A

51

rand_l

57

129

28

93

26

7

rand_2

63

143

35

104

33

6

Table 5.3
Effect of Stacked Vias on Channel Height (Overlap Model)
Example

Previous

# of

MISER

Improvement

nets

vias

channel ht.

vias

channel ht.

(%)

Fig. 6 [6]

10

23

3

0

2

33

Fig. 9 [6]

34

57

7

26

5

29

Fig. 5.1

10

22

41A

0

20A

51

ra n d .l

57

129

28

83

25

11

rand_2

63

143

35

106

32

9
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Table 5.4
Channel Height Improvement (Non-Overlap Model)
Example

Previous

# of

MISER

Improvement

nets

vias

channel ht.

vias

channel ht.

Fig. 6 [6]

10

23

3

0

3

-

Fig. 9 [6]

34

57

7

40

7

-

Fig. 5.1

10

22

41A

0

30A

27

rand_l

57

129

28

101

27

4

rand_2

63

143

35

118

35

-

Figure 5.1.

(%)

TRIG G ER requires 41A, and 22 vias to route this channel. Our

algorithm routes the same channel in 21A without using any vias. For most small
channels, we observed a 30 to 50% reduction in channel height, and a reduction
of about 75% in the number of vias. Allowing stacked vias therefore, does not
effect th e channel height of these channels. However, for dense channels allowing
stacked vias reduces the channel height by 3 to 5%. Examples rand_l, and rand_2
were randomly generated using the assumption th at net length and channel length
are random variables with normal distributions. In particular, we made sure that
these channels had high net density, and many long nets. Allowing stacked vias
reduced the channel height by two tracks in each of these channels.
When only marginal overlap was allowed between adjacent layers, very few
horizontal segments were routed on layer 2. For small channels, a reduction in
channel height was observed. For dense channels, allowing stacked vias reduced
the channel height marginally. The results for this model are summarized in
Table 5.4, and Table 5.5.
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Table 5.5
Effect of Stacked Vias on Channel Height (Non-Overlap Model)
Example

Previous

# of

MISER

Improvement

nets

vias

channel ht.

vias

channel ht.

Fig. 6 [6]

10

23

3

0

3

-

Fig. 9 [6]

34

57

7

31

7

-

Fig. 5.1

10

22

41A

0

30A

27

rand_l

57

129

28

100

26

7

rand_2

63

143

35

98

33

6

(%)

The worst case complexity of our algorithm is 0 ( V 2 E ), which is the same
as th at of TRIG G ER.

Most examples took about 2 seconds of CPU time to

run. Due to the extra steps needed by the compaction algorithms the actual run
time of our algorithm is slightly more than that of TRIGGER; however, tradeoff
in processor tim e is negligible as compared to the gain in the quality of solutions
generated.

5.2

Conclusions

A new three-layer, gridless, un-reserved layer algorithm (MISER) for the
channel routing problem has been developed. MISER integrates channels rout
ing, via-minimization, and compaction. A preprocessor is used to resolve cyclic
constraints, and reduce long directed chains. Channels with regular, and irreg
ular boundaries can be routed. With minor modifications, MISER can be used
for Over-The-Cell routing. The algorithm has been implemented in C, and the
experimental results show that the quality of solutions generated are 5-10% better
than th at produced by existing three-layer channel routing algorithms.
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